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V I  ABSTRACT 
A system is disclosed for monitoring vital physiological 
signs. Each of the system components utilizes a single 
hybrid circuit with each component having high accu- 
racy without the necessity of repeated calibration. The 
system also has low power requirements, provides a 
digital display, and is of sufficiently small size to be 
incorporated into a hand-carried case for portable use. 
Components of the system may also provide indepen- 
dent outputs making the component useful, of itself, for 
monitoring one or more vital signs. The overall system 
preferably includes an ECG amplifier and cardiota- 
chometer signal conditioner unit, an impedance pneu- 
mograph and respiration rate signal conditioner unit, a 
heartheath rate processor unit, a temperature moni- 
toring unit, a selector switch, a clock unit, and an LCD 
driver unit and associated LCDs, with the system being 
capable of being expanded as needed or desired, such as, 
for example, by addition of a systolic/diastolic blood 
pressure unit. 
37 Claims, 14 Drawing Figures 
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It is another object of this invention to provide an 
improved system for monitoring vital physiological 
signs having improved units therein. 
It is still another object of this invention to provide an 
5 improved system for monitoring vital physiological 
signs that is stable and reliable. 
It is still another object of this invention to provide an 
VITAL SIGNS MONITORING SYSTEM 
GOVERNMENT RIGHTS 
The invention described herein was made in the per- 
formance Of work under NASA 'Ontract No' NAS9- 
15206 and is subject to the provisions of Section 305 of 
the National Aeronautics and Space Act of 1958 (72 
Stat. 435; 42 U.S.C. 2457). 
FIELD OF THE INVENTION 
This invention relates to a monitoring system and, 
more particularly, relates to a system having electronic 
components for monitoring vital physiological signs. 
BACKGROUND OF THE INVENTION 
It is often times desirable, and in some cases neces- 
sary, that the vital physiological signs of a patient be 
determined and monitored. The determinations and 
monitoring of various vital signs has long been carried 
out by heretofore existing equipment. 
Various attempts have also heretofore been suggested 
and/or utilized to develop devices, including electronic 
devices, wherein a plurality of physical data, Le., vital 
signs data, could be determined and displayed by the 
unit. Included in such suggested circuits is a unit that 
includes an electric thermometer, an ECG preamplifier, 
a heart beat detector, a heart rate processor, a pneumo- 
graph and a respiration rate processor. While this sug- 
gested art could determined and monitor a plurality of 
vital signs. a need still existed for an improved unit, as 
improved system for monitoring vital physiological 
signs that is miniaturized. 
It is yet another object of this invention to provide an 
improved system for monitoring vital physiological 
signs each unit of which is hybridized into a single cir- 
cuit. 
It is yet another object of this invention to provide an 
I5 improved system for monitoring vital physiological 
signs that has low power requirements and has high 
impedance levels. 
It is still another object of this invention to provide an 
improved system for monitoring vital physiological 
20 signs that provides an LCD digital output display capa- 
ble of displaying each vital sign monitored by the sys- 
tem. 
It is yet another object of this invention to provide 
improved units for developing, processing and/or dis- 
With these and other objects in view, which will 
become apparent to one skilled in the art as the descrip- 
tion proceeds, this invention resides in the novel con- 
struction, combination, and arrangement of parts sub- 
30 stantially as hereinafter described, and more particu- 
10 
25 playing vital physiological signs. 
3 
asimproved components for such a init. B~ way of - 
larly dekned by the appended claims, it being under- 
stood that such changes in the precise embodiment of 
the herein disclosed invention are meant to be included 
as come within the scope of the claims. example, needed improvements include development ot 
an electronic thermometer that does not require poten- 
tiometers for calibration or the use of circuit elements 
such as capacitors that are too large in value to be incor- 
porated into a hybrid package, development of an ECG 
preamplifier that does not require discreet components 
that are not suitable for the space limitations that are 
imposed by small hybrid packaging, and development 
of a heart beat detector, heart rate processor, impedance 
pneumograph and respiration rate processor that do not 
require circuit elements such as potentiometers that 
must be mounted external of a hybrid package. 
In general, existing vital signs monitoring devices 
have not been found to fully acceptable, at least for 
some purposes, due to high power requirements, unsuit- 
ability for hybridizing, utilization of low impedance 
levels, utilization of too many required calibration ad- 
justments, lack of flexibility and/or use of components 
of larger dimensions than are acceptable for miniatur- 
ized packaging. 
SUMMARY OF THE INVENTION 
This invention provides an improved system for mon- 
itoring vital physiological signs that is stable and reli- 
able. The system includes a plurality of improved units 
each of which includes components of small size and 
suitable for hybridizing, with each of the units having 
low power requirements and high impedance levels. 
The units of the system provide outputs suitable for an 
LCD digital display, and one or more vital signs can 
also be coupled from units of the system. 
It is therefore an object of this invention to provide 
an improved system for monitoring vital physiological 
signs. 
35 BRIEF DESCRIPTION OF THE DRAWINGS 
The accompanying drawings illustrate a complete 
embodiment of the invention according to the best 
mode so far devised for the practical application of the 
FIG. 1 is a perspective view of the vital signs moni- 
toring system of this invention; 
FIG. 2 is a block diagram of the vital signs monitor- 
ing system of this invention; 
FIG. 3 is a schematic diagram of the ECG amplifier 
and cardiotachometer signal conditioner unit as shown 
in FIG. 2 
FIG. 4 is schematic diagram of the impedance pneu- 
mograph and respiration rate signal conditioner unit as 
FIGS. 5 and 6 are block and schematic diagrams of 
the heart ra tehea th  rate processor unit as shown in 
FIG. 2; 
FIGS. 7 and 8 are block and schematic diagrams of 
FIGS. 9 and 10 are block and schematic diagrams of 
the clock unit as shown in FIG. 2; 
FIG. 11 is a schematic and block diagram showing 
generally the data output circuitry of the vital signs 
FIGS. 12 A and B constitute a schematic and block 
diagram of the LCD driver unit as shown in FIG. 2; and 
FIG. 13 is a block diagram illustrating the expansion 
of the vital signs monitoring system of this invention. 
DESCRIPTION OF THE INVENTION 
The vital signs monitoring system 17 of this invention 
provides a system which allows measuring and display, 
40 principles thereof, and in which: 
45 
50 shown in FIG. 2; 
55 the temperature monitoring unit as shown in FIG. 2; 
60 processors included in the system; 
65 
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3 
by electronic means, of vital signs such as body temper- 
ature, ECG, pulse rate, breath rate, and, optionally, 
blood pressure. The system is miniaturized and porta- 
ble, with the circuitry of each unit being a single hybrid 
circuit. Hence, the system is well suited for utilization in 
a variety of different situations such as, for example, in 
remote areas or in tight spaces. 
The term hybrid as used herein refers to a number of 
different means of fabricating an electronic circuit. 
Mostly these are packaging techniques for assembling 
miniature circuits. Specifically, these circuits are assem- 
bled using a combination of thin film and semi-conduc- 
tor techniques and the hybrid circuit takes advantage of 
the best parts of the two techniques. The electronic 
components are assembled as unpackaged devices and 
the entire circuit is then enclosed in a single package. 
This greatly reduces the physical size of the circuit 
compared with conventional printed circuit board tech- 
niques. At least a portion of the circuits as disclosed 
herein could also be constructed utilizing semi-conduc- 
tor technology alone, however, if desired. 
A first consideration, whenever a hybrid circuit is 
designed, is to reduce power dissipation and physical 
size as much as possible within reason. As shown in 
FIG. 1, the entire system 17 may be encased within a 
housing, or case, 19 of small dimensions (about 25 
cm ~ 4 0  c m x  10 cm, for example) with the top 21 of the 
housing having a selector switch 23 thereat for selecting 
the particular vital sign then to be measured and dis- 
played at digital display 25. 
As also shown in FIG. 1, a switch 27 is provided to 
select battery or external power (the batteries when 
utilized are small batteries that are included within case 
19), and a switch 29 is provided to select heart beats 
determined on a per-beat basis or on an average of 5 
beats. 
Patient engageable electrodes 31, external of housing 
19, are coupled through leads 33 to the system circuitry 
(within housing 19). while temperature probe 35, also 
external to housing 19, is coupled to the system cir- 
cuitry within the housing through leads 37, and leads 39 
extending from housing 19 are the power leads for con- 
necting the system to a conventional external power 
supply. 
As shown in FIG. 2, the vital signs monitoring svstem 
4 
clock unit 51 for timing purposes and drives LCDs 25 to 
visually display all monitored vital signs in digital form. 
ECG amplifier and cardiotachometer signal condi- 
tioner unit 41 is shown in detail in FIG. 3. This unit 
5 requires low power and is miniaturized in a single hy- 
brid package as are all of the other units included in this 
system. In addition, unit 41 provides a high common 
mode rejection ECG amplifier and produces a pulse 
suitable for digital circuits that can be reliably used to 
Prior known devices of this type commonly utilized 
either discreet component circuitry or operational am- 
plifiers and also used full wave rectifiers to alleviate the 
effect of reverse polarity. Included in the primary limi- 
15 tations of such prior known devices have been compo- 
nent large dimensions, high power consumption, and 
use of many components that had to be adjusted in 
common mode rejection and pulse height detector 
units. 
A fixed gain cardiotachometer signal conditioner, for 
example, requires the operator to adjust a threshold 
level for pulse discrimination at a specific amplitude. 
When this amplitude then changes, the threshold must 
be manually readjusted to obtain the pulse. Some prior 
25 known circuits have used automatic gain to eliminate 
this problem, but there circuits have normally required 
adjustment of the automatic gain level, unlike unit 41, 
where no such adjustment is required. 
Unit 41 provides an ECG amplifier which includes 
30 pulse forming circuitry suitable for input into a cardio- 
tachometer. This pulse forming circuitry utilizes an 
automatic gain circuit so that a pulse will be formed 
over a wide range of amplitude of input signal. While 
unit 41 is particularly useful in the vital signs system to 
35 provide a digital display, an output is also provided 
from this unit to enable the unit to be used separately 
with other ECG displays (strip charts or oscilloscopes, 
for example) or as an input to a cardiotachometer cir- 
cuit. 
As shown in FIG. 3, unit 41 receives the heart signal 
from three electrodes 31 (designated as inputs A, B, and 
C in FIG. 3 with input C being the common, or refer- 
ence, electrode). The heart signal is first amplified by 
balanced differential amplifier 60 having very high 
45 inDut imwdance and large common mode reiection. 
10 determine heart rate. 
20 
40 
of this invention includes an inGrconnected series of T i e  heaA signal is then &d to a bandpass filtir 62 to 
units, including ECG amplifier and cardiotachometer suppress unwanted noise and interference. An amplifier 
signal conditioner unit 41 and impedance pneumograph 64 with adjustable gain provides the low output impe- 
and respiration rate signal conditioner unit 43, both of dance necessary to form the ECG output from the heart 
which are connected to electrodes 31 through leads 33 50 signal. 
(a plurality of electrodes are utilized each of which has The filtered heart signal, after additional filtering at 
a separate lead to units 41 and 43 as brought out more filter 66, is fed to a normalizing circuit 68 which stan- 
fully hereinafter). As is well known, electrodes 31 are dardizes the amplitude of the pulse regardless of polar- 
placed in contact with a patient in order to sense vital ity. A bipolar threshold circuit 70 is used to detect the 
signs, such as heart beat, pulse rate and breath rate. 55 time of Occurrence of the QRS pulse. The threshold 
Units 41 and 43 are connected through switch 45 output pulse is then standardized in width and ampli- 
(controlled by selector switch 23) to hearthreath rate tude by circuitry 72 for use by the heart rate processor. 
processing unit 47. A temperature monitoring and pro- Balanced differential amplifier 60 consists of three 
cessing unit 49 is also provided with units 47 and 49 operational amplifiers 74,75,76, contained on one chip 
having a clock circuit 51 connected therewith for tim- 60 as shown in FIG. 3. Electrodes 31 A and B are con- 
ing purposes. nected with the positive input of operational amplifiers 
Four data lines (indicated generally by the numeral 74 and 75, respectively, through resistors 78 and 79, 
53 in FIG. 2) are connected from hearthreath rate respectively, while the negative inputs of amplifiers 74 
processing unit 47 and temperature monitoring unit 49 and 75 are connected to one another through resistor 
to LCD driver unit 55, with unit 55 providing digit 65 81, and the outputs of amplifiers 74 and 75 are fed back 
select information back to units 47 and 49 on digit selec- to the negative inputs through parallel connected resis- 
tor lines (generally designated in FIG. 2 by the numeral tor 83 and capacitor 84 (amplifier 74) and resistor 85 and 
57). LCD driver unit 55 also receives an input from capacitor 86 (amplifier 75). The output from amplifier 
5 
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74 is coupled through resistor 88 to the negative input of 
operational amplifier 76 (which negative input also 
receives the signal fed back from the output through 
FET 122 with FET 122 becoming a variable shunt 
resistor 89), and the output from amplifier 75 is coupled 
through resistor 91 to the positive input of operational 
amplifier 76 (which input is also connected with ground 
through resistor 92). 
The quiescent current can be made adjustable by 
selection of a set resistor and preferably is selected for 
approximately 15 microamps for each amplifier. This is 
possible since the bandwidth required is very modest 
which also ensures input impedance well above the 
required 40 megohms differential and common mode. 
Because the input circuit is identical for both differen- 
tial and common mode signals, the amplifier is truly 
balanced. The input amplifier pair 74 and 75 also pos- 
sesses the unique property that the gain for differential 
signals is +40 db, whereas common mode signals com- 
monly receive only unity gain. Thus, the final amplifier 
76 in this group of three, which is connected as a stan- 
dard difference amplifier, need only contribute 50 db to 
the CMRR shce the input amplifier pair 74 and 75 
supplies 40 db of the required 90 db total. 
The output from amplifier 76 is coupled to filter 62. 
At filter 62, capacitor 94 and resistor 95 determine the 
low frequency cutoff of 0.05 Hz for the heart signal. To 
ensure that capacitor 94 is of reasonable physical size, 
resistor 95 must be of very high resistance. 
Operational amplifier 97 (positive input) is connected 
with the junction of capacitor 94 and resistor 95 
through resistor 98 (with the positive input also having 
a bypass capacitor 99 to ground and the amplifier also 
having an additional circuitry capacitor 100). Amplifier 
97 must be selected for low offset current as well as low 
quiescent power dissipation. The selected type 
(MLMlO8) exhibits input offset of 0.4 nanoamps maxi- 
mum, and power supply current of only 300 microamps 
typical. Output offset voltage at amplifier 97 will thus 
be 0.4x 10-9x6.8x 106=2.7 millivolts maximum. 
The output from amplifier 97 is coupled through 
resistor 102 to the negative input of ECG output ampli- 
fier 64. This output is also fed back to the negative input 
of amplifier 97 through parallel connected resistor 104 
and capacitor 105. 
ECG output amplifier 64 has a gain adjustable from 
6.25 to 48. At maximum gain, the d.c. offset at the ECG 
output (shown connectable with a 1 M variable resistor 
107) will not exceed 2 . 7 ~  10-3x48=0.125 volts. 
The output from amplifier 97 is also coupled to filter 
66 which includes amplifier 109 and associated circuitry 
which together constitute a high impedance active 
bandpass filter with low output impedance. As shown, 
the output from amplifier 97 is coupled through resistor 
111 and capacitor 112 to the negative input of amplifier 
109, with the junction of resistor 111 and capacitor 112 
having a resistor 113 to ground. The output of amplifier 
109 is fed back to the opposite sides of capacitor 112 
through capacitor 114 and resistor 115, and amplifier 
109 has an additional circuit capacitor 117 connected 
therewith. The center frequency of filter 66 is 17 Hz 
with Q= 3. This filter prevents cardiotachometer trig- 
gering on abnormally large T waves. 
The filtered ECG signal from amplifier 109 is normal- 
ized by circuitry 68. Circuitry 68 includes high gain 
amplifier 119 which receives the output signal from 
amplifier 109 at the positive input through resistor 120. 
The positive input of amplifier 119 is also connected to 
attenuator controlling the overall gain of the amplifier. 
As shown in FIG. 3, the output of amplifier 119 is 
connected with the negative input of inverter 124 
5 through resistor 125, and is fed back to the negative 
input through resistor 127. The negative input of ampli- 
fier 119 is also connected with ground through resistor 
128, and amplifier 119 has an additional capacitor 129 in 
the circuit. Inverter 124 is connected to a +9 volt 
10 power source through resistor 131, has the positive 
input connected with ground through resistor 132, and 
has the output fed back to the negative input through 
resistor 133. 
In addition, the output of inverter 124 is coupled to 
15 one side of diode 135, the other side of which is con- 
nected through resistor 136 to the positive input of 
voltage follower 137, with the junction of resistor 136 
and the positive input of voltage follower 137 being 
connected with ground through parallel connected 
20 resistor 138 and capacitor 139. The junction of resistors 
136 and 138 is connected through resistor 141 to one 
side of diode 142, the other side of which is connected 
to the output of amplifier 119. The output of voltage 
follower 127 is fed back to the negative input through 
25 parallel connected resistor 144 and capacitor 145, and 
voltage follower 137 also has an additional capacitor 
146 in the circuit. 
In this manner, the output of amplifier 119 and in- 
verter 124 are full wave peak detected by diodes 135 
30 and 142 and capacitor 139. The maximum peak ampli- 
tude, regardless of polarity, is therefore stored on ca- 
pacitor 139 and transferred to the output of voltage 
follower 137. 
The output from voltage follower 137 is coupled 
35 through resistor 148 to the negative input of summing 
amplifier 149, with the peak detector output being com- 
bined with a portion of the original filtered ECG signal 
(coupled through resistor 151) to linearize the FET 
voltage characteristics. 
The negative input of summing amplifier 149 is also 
connected with a -9 volt power supply through paral- 
lel connected resistors 153 and 154, the latter of which 
is selected to get a d.c. operating voltage at the gate of 
FET 122 thereby calibrating the normalized output at 
The output of summing amplifier 149 is fed back to 
the negative input through resistor 156, and is also COU- 
pled to the negative input of inverter 157 throukh resis- 
tor 158. The output of inverter 157 is used to drive the 
50 gate of FET 122, and the output of inverter 157 is also 
fed back to the negative input through parallel con- 
nected resistor 160 and capacitor 161. 
The filtered ECG signal output from amplifier 119 
(see largest peak of which, as brought out hereinabove, 
55 will become 2 volts peak regardless of input amplitude 
over the specified range) is coupled to bipolar threshold 
circuit 70 which includes operational amplifiers 163, 
164, and 165. The output from amplifier 119 is coupled 
to the negative input of amplifier 163 and to the positive 
60 input of amplifier 164. The positive input of amplifier 
163 is connected to the junction of resistors 167 and 168 
forming a voltage divider between a +9 volt power 
source and ground, while the negative input of amplifier 
164 is connected to the junction of resistors 169 and 170 
65 forming a voltage divider between a -9 volt power 
source and ground (amplifier 163 also is connected to 
the + 9  volt power supply through resistor 171-a 10 M 
resistor). This biases amplifiers 163 and 164 at plus and 
40 
45 the output of amplifier 119 at 2 volts peak. 
7 
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minus 1.5 volts, respectively, so that the bipolar thresh- 
old circuit reacts whenever the normalized signal ex- 
ceeds this value, either positive or  negative. 
The outputs from amplifiers 163 and 164 are con- 
nected to the positive input of amplifier 165 through 
resistors 172 and 173, respectively, with the positive 
input also being connected to a -9 volt power source 
through resistor 174. 
The output from amplifier 165 is coupled to circuitry 
72, and, more particularly, through diode 176 and resis- 
tor 177 to the positive input of amplifier 179. Amplifier 
179 has its output coupled through resistor 180 to the 
negative input of amplifier 182, fed back through resis- 
tor 184 to the negative input, and fed back through 
resistor 185 to the junction of diode 176 and resistor 177. 
The negative input of amplifier 179 is connected with 
ground through diode 187 and capacitor 188, the junc- 
tion of diode 176 and resistor 177 is connected with 
ground through resistor 190, and amplifier 179 is con- 
nected with a +9  volt power source through resistor 
191. 
The output from amplifier 182 is coupled through 
diode 193 to the output lead to heartbreath rate proces- 
sor unit 47 (through switch 45 as shown in FIG. 2), 
which lead is connected with ground through resistor 
194. The output from amplifier 182 is also fed back to 
the negative input through resistor 196, with the nega- 
tive input also being connected to the -9 volt power 
source through resistor 197. 
In a working embodiment of unit 41, the following 
ECG preamplifier specifications were utilized: 
Input Impedance 
DC Offset 
Input Circuit 
Source Impedance 
Source Unbalance 
Analog Output Level 
Impedance 
Frequency Response 
Harmonic Distortion 
Recovery Time 
Common Mode Rejection 
Output Noise 
Gain Range 
Stability 
Ripple 
40M Rmin differential 
and each side of ground 
Able to withstand k0.05 
VDC differentially input 
while operational 
True differential 
0.5 pa max input lead 
current under any operating 
conditions. Compatible 
with 50 kHz 2 5  ItHz across 
input leads 
1 to IOOK ohms 
1 to lOOK ohms in either 
input lead 
7 2 . 5  volts 
200 Rmax (resistive) 
k0.5db from C.14 Hz to 
35 Hz -3db f l d b  at 0.05 
Hz and 100 Hz 
Less than 1% 
24 sec from 2 volt input 
pulse 
90 db min w/shorted input 
10 pv  p-p referred to 
input 
600 to 4500 continuously 
variable 
Able to tolerate f 1 %  power 
voltage 5tep 
-80db at 100niv 8 to 15 kHz 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
on power input 
No peripheral equipment other than power supplies 60 
and display are required for unit 41, and unit 41 supplies 
an ECG signal output and a pulse for input to the 
hear thea th  rate processor unit 47. 
By way of illustration, the following components 
may be utilized in unit 41: 
Amplifiers: 64, 74, 75, 76, 124, 149, 157, 163, 164, 165, 
179, and 182--L144./B; and 97, 109, 119 and 
137-MLM108. 
65 
FET 122-2N4339. 
Diodes: I35 and 142-FD300; and 176, I87 and 
193-HPA28 10. 
Resistors: 78 and 79-100 IC; 81-20 k; 83 and 85-1 
M; 88, 89, 91 and 92-100 lc; 95-6.8 M; 98-130 k; 
102-24 IC; 104-6.8 M; 107-1 M; 111-470 k; 
113-240 1c; 115-5.6 M; 120-11 k; 125 and 127-1 M; 
128-10 IC; 131-10 IC; 132-510 k; 133-1 M; 136-20 k; 
138-50 M; 14.1-20 k; 144-50 M; 148-1 M; 151-2 
M; 153-4.3 M; 154-selectable (7.5 M-20 M); 156, 158, 
160 and 167-1 M; 168-200 IC; 169-1 M; 170-200 k; 
172, 173 and 174-1 M; 177-100 IC; 180-1 M; 184-5 
196-510 IC; and 197-1 M. 
Capacitors: 84 and $6-180 pf; 94-0.47 pf; 99-0.012 
pf; 100-100 pf; 105-0.001 pf; 112 and 114-0.01 pf; 
146-100 pf; 161-27 pf; and 188-0.12 pf. 
Impedance pneumograph and respiration rate control 
conditioner unit 43 is also connected, as indicated in 
FIG. 2, to electrodes 31 through leads 33, and the unit 
is shown in greater detail in FIG. 4. 
This unit is also a small size, low power unit that 
detects breathing via chest mounted ECG electrodes 
31. An output pulse is provided that is suitable for digi- 
tal circuit input so that respiration rate can be calculated 
and digitally displayed. 
In this unit, the breath monitoring circuitry does not 
interfere with normal ECG monitoring. Also, this unit 
handles a problem that arises since the impedance of the 
chest as measured by the pneumograph can have a large 
change in its base value (due to respiration being at a 
very slow rate of six to twenty-four breaths per minute, 
a long time constant is required) which causes the pneu- 
mograph to be inoperative for up to a minute before the 
breath signal resumes. 
Past techniques have utilized transformer coupling to 
the electrode leads and have also utilized long time 
constants to detect breath signals. In addition, large 
discreet component printed circuit board technology 
was used. Among the limitations of past technology is 
that due to the physical size of the transformers for 
transformer coupling and that due to potentiometer 
adjustments that were heretofore required for use. 
An output respiration signal is produced in analog 
from as well as a pulse for use in the breath rate proces- 
sor 47. Unit 43 is in hybrid form, and the circuit is suit- 
able for operation independently from the other circuits 
in the vital signs system although it is particularly well 
adapted for use therewith. 
Unit 43 measures the change in impedance at 50 kHz 
of the chest as it expands and contracts during the 
breathing cycle. The same electrodes 31 A, B, and C as 
used for the heart signal are simultaneously driven with 
balanced 50 lcHz current by generating circuitry 200. 
The balanced voltage developed across the chest impe- 
dance is first amplified by amplifier circuitry 202 and 
then rectified by rectifier 204 since the breathing cycle 
acts as amplitude modulation for the 50 IcHz signal. A 
simple bandpass filter 206 is used to remove undesirable 
noise which occurs beyond the required passband. 
After additional gain provided by amplifier circuitry 
208, the breath signal has been formed into the impe- 
dance pneumograph signal. 
The impedance pneumograph signal is also subjected 
to an additional low pass filter 210 followed by a bal- 
anced d.c. restorer 212. A threshold circuit 214. with 
hysteresis is followed by an output circuit 216 which 
M; 185-1 M; 190-200 k; 191-10 M; 194-1 M; 
117-100 pf; 129-27 pf; 139-0.47 pf; 145-0.001 pf; 
9 
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standardizes the amplitude for use by the breath rate respectively, and each ampliner has a capacitor 246 and 
processor. 247, respectively, in the circuit. 
The impedance pneumograph depends upon the Amplifiers 237 and 239 thus comprise a balanced 
change in impedance across the chest as breathing takes differential amplifier with reasonably high input impe- 
place. It is necessary to provide balanced (with respect 5 dance and wide bandwidth. The 50 kHz voltage drop 
to the common electrode C) constant current at 50 kHz across the chest impedance is coupled into the differen- 
not exceeding 500 microamps peak. Another specifica- tial amplifier by means of capacitors 236 and 238, ampli- 
tion requires that the isolation at 0 to 100 Hz must ex- fied by amplifiers 237 and 239, and finally peak to peak 
ceed 10 megohms, but may be as low as 10 kilohms at 50 rectified by rectifier 204 at the input to amplifier 249. 
kHz. This unit utilizes capacitors 220 and 221 to supply 10 Capacitor 251 is connected between the outputs of 
balanced current to the patient, or subject, as shown in amplifier 237 and one side of rectifier 204, and resistors 
FIG. 4. 252 and 253 are connected between the opposite sides of 
Since the chest impedance is very nearly resistive, the rectifier 204 and the input to amplifier 249. The positive 
excitation circuit acts as a differentiator, which limits input of amplifier 249 is connected with ground with 
the excitation voltage waveshape that can be used. Ide- 15 capacitor 255 and resistor 256, while the output of am- 
ally a squarewave of current would produce the largest plifier 249 is fed back to the negative input through 
rectified d.c. voltage across the chest resistance for a parallel connected resistor 258 and capacitor 259. Am- 
given peak cprrent. The integral of a squarewave is a plifier 249 is also connected to the +9 volt power 
triangular wave which is the waveshape used in the source through resistor 260. 
circuit for unit 43. The output from amplifier 249 is a slowly varying 
As shown, a 50 kHz triangular wave generator (in- voltage in accordance with the respiration rate, and this 
cluding amplifier 223) is utilized due to the slow rate output is coupled through filter 206 (consisting of ca- 
limitation that is adjustable by capacitor 224. pacitor 262 and resistor 263 which set the lower 3 db 
Amplifier 223 has its negative input connected with frequency at 0.1 Hz) to the positive input of voltage 
ground through capacitor 225, its positive input con- 25 follower 265. Voltage follower 265 has a capacitor 266 
nected with ground through resistor 226, and its output in the circuit, with the output from voltage follower 265 
fed back to the negative and positive inputs through being fed back to the negative input through parallel 
resistors 227 and 228, respectively. The output from connected resistor 267 and capacitor 268, and the out- 
amplifier 223 is also coupled through resistor 230 to the put being also coupled through resistor 270 to amplifier 
negative input of inverter 231, which negative input is 30 271. 
connected with ground through resistor 232. The out- The output from amplifier 271 is fed back to the nega- 
put of inverter 231 is fed back to the negative input tive input through parallel connected resistor 273 and 
through resistor 233 and inverter 231 has a capacitor capacitor 274. Amplifier 271 amplifies the respiration 
234 in the circuit (like that of amplifier 223). signal with a gain of 200, and also sets the upper 3 db 
Inverter 231 produces an output having the opposite 35 frequency at 10 Hz by means of capacitor 274. The 
polarity to that of amplifier 223 but of equal amplitude, output of amplifier 271 is available as the impedance 
which amplitude is about 18 volts peak to peak (which pneumograph wave. 
is the total supply voltage), Since the generated outputs The impedance across the chest changes greatly as 
are coupled through capacitors 220 and 221, both of the subject moves and generates large signals which 
which have a value of 120 pf, a resistance is produced of 40 tend to mask the respiration signal. It is thus necessary 
25 ohms at 50 kHz and greater than 13 megohms at 100 to incorporate techniques in the respiration rate pulse 
HZ. generating circuitry to discriminate against unwanted 
The peak current can be calculated as follows, if signals. The first technique incorporates an active sec- 
chest resistance (which is small compared to the capaci- ond order low pass filter 210 with cutoff frequency at 1 
tive reactance of capacitor 220 in series with capacitor 45 Hz which reduces the active bandwidth from two dec- 
221), is neglected: ades (0.1 Hz-10 Hz) down to one decade. This filter is 
Capacitor 220 and capacitor 221 in series= 120 comprised of amplifier 276 and associated resistors 277, 
pf+2=60 pf. The balanced excitation voltage slope is: 278 and 279 and capacitors 281, 282 and 283. The sec- 
ond technique involves the use of a bipolar d.c. restorer 
50 212 with rather soft limiting characteristic. This circuit, 
which consists of amplifier 285 and associated diodes 
287 and 288, resistors 289, 290, 291, 292 and 293, and 
capacitors 294 and 295, greatly reduces the recovery 
The output from amplifier 285 is coupled to the nega- 
tive input of amplifier 297 which acts as a threshold 
circuit with some hysteresis to convert the respiration 
signal into a squarewave. Amplifier 297 is connected 
The input from electrode 31 A is coupled through through resistor 299 to the +9 volt power source, and 
capacitor 236 to the positive input of amplifier 237, 60 the output of the amplifier is fed back to the positive 
while the input from electrode 31 B is coupled through input through resistor 300 with the positive input also 
capacitor 238 to the positive input of amplifier 239, with being connected to ground through resistor 301. 
the positive inputs of amplifiers 237 and 239 being con- The output from amplifier 297 is coupled through 
nected with ground through resistor 240 and 241, re- resistor 303 to the negative input of amplifier 304, with 
spectively. The negative inputs of amplifiers 237 and 65 the output of amplifier 304 being fed back to the nega- 
239 are connected to one another through resistors 243, tive input through resistor 305 and with the negative 
while the outputs of amplifier 237 and 239 are fed back input also being connected to the -9 volt power supply 
to the negative inputs through resistors 244 and 245, through resistor 306. Amplifier 304 is used to translate 
20 
'pd'Lx ' or 3.6 volts/ps 
then: 
- QP - CE = 60 10- 1 2  farads 3.6 voIts/ps = time when a large extraneous signal is present. 
216 12 coulo , , ,bs~~~ 55 
or 
216 X IO-'coulombs/second = 216 microamps peak. 
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the squarewave voltage from 0 to $9 volts as required struction. Such prior known techniques utilized larger 
by the rate processor circuit, with the output being components, consumed more power, required calibra- 
coupled through diode 308 having resistor 309 to tion adjustments, and were also subject to inaccuracies. 
ground connected thereat. FIG. 5 is a block diagram of the circuit of processor 
In a working embodiment of unit 43, the following 5 unit 47 and depicts the operation of the unit. Separate 
impedance pneumograph specifications are utilized: clock signals and either heart or breath pulses are re- 
quired for operation, and the circuit can be used in 
telemetry or other data acquistion systems, although 
being particularly well adapted for use in this overall 
As shown in FIG. 5, the heartbreath pulse from unit 
41 or unit 43 is coupled to counter 312, which counter 
is an edge triggered counter that counts the number of 
heart or breath pulses received from unit 41 or unit 43. 
l 5  The outputs of counter 312 are connected with switch 
314 so that counter 312 is active whenever one pulse or 
five pulses have been counted depending upon the 
count mode selected by switch 29, which switch is 
connected with switches 314 and 316. 
In a working embodiment, and by way of example, Switch 314 is used to transfer either the selected one 
the following components were used: of the one pulse or five pulse output from counter 312 to 
Amplifiers: 223, 231, 237 and 239-MLM308; 249, the clock enable and reset inputs of a second (decade) 
271, 276, 297 and 304-LlWB; and 265 and counter 318. As shown, counter 318 also receives a 100 
285-MLM108. kHz clock input from clock input 51. Counter 318 
Diodes: 204 and 308-HPA2810; and 287 and 25 works in conjunction with switch 314 to supply the 
288-FD300. correct frequency to the remaining circuitry for the one 
Resistors: 226-51 k; 227-68 k; 228-390 k; or five beat computation mode selected. Due to the time 
230-100 k; 232-10 k; 233-100 k; 240 and 241-510 k; duration between breaths, it has been found, however, 
243-20 k; 244 and 245-200 k; 2529 2539 256 and that breath rate is best computed only on a breath-to- 
258-510 k; 260-10 M; 263 and 267-20 M; 270-51 k; 30 breath basis. 
273-10 M; 277 and 278-4 M; 279-4.3 M; 289-39 M; The pulse transferred to counter 318 from switch 314 
290 and 291-27 k; 292-1 M; 293-39 M; 299-*0 M; initiates operation of the remaining circuitry of process- 
300-3.9 M; 301-30 k; ’03-’ M; 305-510 k; and 306 ing unit 47 for processing of the heartbreath rate based 
on a total count N that is accumulated in a third (binary) and 309-1 M. 
Capacitors: 220 and 221-120 pf; 224-10 pf; 35 counter 320 between the successive pulses occurring at 
225-120 pf; 234---10 pf; 236 and 238-39 pf; 246 and counter 318., As shown, counter 320 receives a reset 
247-10 pf; 251-100 pf; 255 and 259-330 pf; input from counter 318 and a clock pulse input F, from 
Input Excitation Current provided shall be 
0 5 ma max at 50 f 5  kHz looking 
into subject Impedances ranging 
from 100 to loo0 ohms 
IOK ohms min. at 50 kHz 
and IOM ohms min. over 0 to 
100 H z  range (when connected 
to subject Impedance) 
True differential 
-3db at IO + 1  H z  Minimum 
10 system. 
Input Impedance 
Input Circuit Compatible with ECG input 
circuit hooked in parallel 
Frequency Response 
eventual rolloff of -6db/octave 
262-o’082 pf; 266-100 Pf; 268-o’001 pf; 274-1500 
pf; 281-0.082 pf; 282-0.018 pf; 283-0.047 pf; switch 316, which switch receives a pair of inputs F1 40 and F2 from clock unit 51. 
The count N equals the period between hearthreath 294-0.001 pf; and 295-100 pf. As brought out hereinabove, the outputs from the 
ECG amplifier and cardiotachometer signal conditioner (less ten microseconds maximum and five microseconds 
rate signal conditioner unit are coupled through counter 320 for this period of time. The count N is then 
switch 45 to heartbreath rate processor unit 47. This 45 latched into latch register 322 which is used at the in- 
puts of the fourth counter, or fourth counter 324 which unit is shown in detail in FIGS. 5 and 6. 
Rate processor unit 47 includes a single hybrid circuit is a presettable down counter. Latch register 322 re- 
which converts the time between pulses generated by ceives a latch input from counter 318, while counter 324 
either the ECG amplifier and cardiotachometer signal receives a parallel input from counter 318 through OR 
conditioner unit 41 or the impedance pneumograph and 50 gate 326. The count is preset into counter 324 at the 
respiration signal conditioner unit 43 to determine the beginning of Processing and also whenever the counter 
heart rate (in beats per minute) or respiration rate (in has counted down to zero during Processing. The result 
breaths per minute), respectively. of this is that the carry out of counter 324 is a frequency 
Processor unit 47 can be used for either heart rate or F4given by F ~ = F ~ / N = F ~ / ( T X F O ) ,  where T=heart/- 
respiration rate providing the proper set of control 55 breath bTat Period- in seconds, F3=50 kHz, and 
frequencies are generated and coupled to the processor Fo= 166.6 Hz or 33.3 Hz for heart rate and 25 Hz for 
unit by clock circuit 51. In addition, the heart rate can respiration rate, for example. 
be determined by beat-to-beat time or from the average A fifth counter 328, which is a BCD counter with a 
of five consecutive heart beats through use of switch 29 count capacitor of 199, counts the frequency, F4 for a 
(positioned for activation at the top of case 19). No 60 period of time tl which equals 0.2 seconds for heart rate 
analog techniques are required for the conversion, and and 0.24 seconds for respiration rate. This time period, 
since only digital components and techniques are used, t1 is generated by shift register 330 (which receives an 
no calibration adjustments are required. As a result, no input F3=50 KHz from clock unit 51) and a 10 Hz 
components external to the hybrid package are neces- (heart rate) or 8.3 Hz (respiration rate) input frequency 
sary. 65 is coupled to counter 324 from clock unit 51. At the end 
Past known techniques have commonly utilized a of tl, a second output of shift register 330 latches the 
combination of analog and digital techniques and/or count accumulated by counter 320 into latch register 
have utilized conventional printed circuit board con- 332, which register is a tri-state output latch register. 
unit 41 and the impedance pneumograph and respiration times the frequency, FO, that is counted by 
4,270,547 
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This tri-state output (which is coupled to LCD driver 
unit 55 as shown in FIG. 2) allows all three digits to be 
wired together to form one four-line BCD output. The 
digit output enable lines are controlled by LCD driver 
unit 55 with the outputs therefrom being coupled to 
latch register 332 through AND gates 334,336 and 338, 
as shown in FIG. 5. 
The resultant output count R that is displayed is equal 
to: 
F3 x 1' F3 x 1' 60 
R = F4 x I' = - = - = - counts/second = N F , x T  T 
1 - counts/minute, where Tis units of seconds 
T 
The calculation of heart rate or breath rate is based 
on dividing the period of the event into a constant such 
that the result is equal to the rate in beats or breaths per 
minute. The foregoing describes how this is done digi- 
tally. Rate processor 47 calculates heart rate from 40 to 
200 beats per minute with an accuracy of one beat per 
minute, and calculates breath rate from 6 to 24 breaths 
per minute with an accuracy of one breath per minute. 
In addition, since CMOS devices are utilized, the unit 
has low power requirement. 
FIG. 6 is an expanded block schematic diagram 
showing rate processor 47 in more detail than does FIG. 
5. The circuit of FIG. 6 operates in the same manner as 
that of FIG. 5, but has been implemented in a slightly 
different manner. 
With respect to switch 316, the average select (Le., 
one beat or five beats) input is coupled thereto directly 
and through NAND gate 340. With respect to OR gate 
326, this has been implemented through use of negated 
input NOR gate 342 and NAND gate 343, as shown in 
FIG. 6. 
As also shown in FIG. 6, the output from shift regis- 
ter 330 supplies a clock input to down counter 324 
through NAND gate 345, while the reset input from 
decade counter 318 is coupled both directly to the Rg 
input of the circuit and to the RA input through NOR 
gate 347 and negated input AND gate 348. As shown, 
one input to NOR gate 347 is connected with ground 
through capacitor 349. 
In addition, in the circuit as shown in FIG. 6, the 
output from shift register 330 connected to latch 332 is 
also coupled to counter/latch 350 through negated 
input NAND gate 351, with the output of counterflatch 
350 being coupled to the reset input of BCD counter 
328. An output from BCD counter 328 is then coupled 
back to counterflatch 350 through negated input AND 
gate 353. Shift register 330 also has a resistor 354 from 
input Q1g to capacitor 349 (to ground). 
As also shown in FIG. 6, the gating arrangement for 
gating the data select information to processor unit 47 
from LCD driver unit 55 utilizes NAND gates 355,356 
and 357 with gate 355 being coupled through negated 
input OR gate 358 to switch 360, which switch is con- 
nected with counter/latch 350 and latch 332. 
In a working embodiment of unit 47, the following 
CMOS components (except for capacitor 349 and resis- 
tor 354), by way of illustration, have been utilized: 
Resistor 35G100 k. 
Capacitor 349-82 pf. 
Counters: 312-401 8; 318-4017; 320-4520; 
Switches: 314 and 316-4016. 
324-40103; 3284518; and 350-4013. 
14 
Registers: 322-4508; 3 3 0 4 1  5; and 332-4508. 
Gates: 340-4011 B; 3 4 2 4 1 1 ;  343-4011; 
345-401 1; 347-4001; 348-4001; 351-4001; 
353-4001; 355-4011 B; 356-4011 B; 357-4011 C 
5 and 358-401 1.  
In addition, the frequencies utilized for heart beat 
processing are 33.33 Hz, 166.66 Hz, 100 kHz, 50 kHz 
and 10 Hz, while the frequencies utilized for breath rate 
processing are 25 Hz, 100 kHz, 6.25 kHz and 8.33 Hz. 
The temperature monitor circuit 49, utilized in this 
invention and as shown in FIG. 2, provides temperature 
information on data lines to LCD driver unit 55, while 
the LCD driver unit provides digit select information to 
the temperature monitor. 
Temperature monitor unit 49 is shown in detail in 
FIGS. 7 and 8. As shown, this unit is a single hybrid 
circuit capable of sensing temperature, using a thermis- 
tor probe 364, and providing a digital output signal 
2o compatible for use by LCD driver unit 55 in the same 
manner as the rate processor unit 47 outputs are utilized 
by the driver unit. 
Since the thermistor is a non-linear device, this unit 
includes circuitry for linearizing the temperature indica- 
25 tions from the thermistor and also to make these indica- 
tions insensitive to changes in supply voltages and/or 
component value. Heretofore, various analog-to-digital 
conversion schemes have been utilized, as have stan- 
dard printed circuit techniques. These schemes and 
30 techniques, however, have not allowed the use of suffi- 
ciently small size components in a circuit having low 
power requirements. 
Temperature monitor circuit 49 produces a binary 
coded decimal (34 digit) output corresponding to the 
35 temperature of small thermistor probe 364, and the 
circuit is in hybrid form. Temperature monitor circuit 
49 utilizes clock inputs (from clock unit 51) and sensed 
temperatures may be displayed on LCD display 25, 
with the temperature monitor also being operable as a 
40 separate unit if a frequency determining capacitor and 
display are added, and it may also be used in telemetry 
or data acquisition systems. 
FIG. 7 is a block diagram of temperature monitor 
circuit 49 depicting the operation of the circuit. AS 
45 shown, one side of thermistor 364 is connected to the 
negative input of operational amplifier 366 through 
resistor 368, while the other side of thermistor 364 is 
connected with a Vrefpoint. Thermistor 364 also has a 
resistor 369 connected in parallel therewith. 
The output voltage of operational amplifier 366 is 
equal to: 
lo 
l5 
I 
50 
55 
This output is coupled as analog data input to A/D 
converter 370, and is fed back to the negative input 
through resistor 371. 
Zener diode 373 is connected at one side to ground 
and at the other side through resistor 375 to a +V 
power supply with the junction of Zener diode 373 and 
resistor 375 being a Vrcypoint (VrcF6.3 volts). In addi- 
tion, Zener diode 373 has series connected resistors 377 
65 and 378 and capacitor 379 connected in parallel there- 
with, with resistor 378 also having a capacitor 380 in 
parallel therewith, and the junction of resistors 377 and 
378 being connected with the positive input of a second 
60 
4,270,547 
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operational amplifier 382 (the negative input of which is 
connected to the V,,fpoint). 
Zener diode 373 and operational amplifier 382 form 
the voltage reference required for temperature compu- 
tation. By using this reference voltage, the input to both 
operational amplifier 36G and the analog-to-digital 
(A/D) converter 370, any changes in Vrefdue to small 
changes in the power supply voltage minimizes the 
effect on the computed value of temperature. Resistors 
368 and 369 are used to linearize the thermistor depen- 
dence on temperature. The values are chosen to mini- 
mize the error of Voul at 98.6" Fahrenheit (37" C.). A 
three point linearization of the thermistor dependence 
of resistance to temperature curve has been made at 32" 
C., 37" C, 31" C. and 42" C. to produce minimum error 
in the desired region of operation. This technique re- 
duces the errors in measured temperature to within one 
count, or 0.1%" F. A part of this linearization process is 
the forming of Vuut so that when converted by the ana- 
log/digital converter, the resultant digital output is a 
direct reading of temperature in degrees Fahrenheit. 
The output of analog/digital converter 370 is multi- 
plexed so that each of the four digits is presented at the 
same four bit output. The particular digit present at the 
output is indicated by the output digit select lines which 
are used to latch the data into the appropriate location 
of tri-state latch register 384. Tri-state register 394 out- 
puts allow all four digits to be wired together to form 
one four-line BCD output. The digit output enable lines 
are controlled by the display logic control of LCD 
driver unit 55 through AND gates 386, 387, 388 and 
389. 
The variation of a thermistor with temperature can be 
approximated by 
where, T is temperature and a, b and p are determined 
to give good agreement with the temperature-resistance 
curve. 
The approximation allows a three point approxima- 
tion to the thermistor resistance curve by solving for a, 
b and p at selected temperatures. 
Solving this equation for temperature gives 
+ b, 
The output voltage of operational amplifier 366 in FIG. 
7 is: 
If we let: 
a = K Vr&p 
b=KV,<$Rp/RD) (where IC= 100" F./volt) 
P = R p  
then 
T-  KVo!,, 
As can be seen, the temperature as indicated by the 
analog-digital converter does not depend on the actual 
5 
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reference voltage since the converter utilizes as a 
scaling factor in computing Vu,,,. Therefore, the tem- 
perature reading is very nearly independent of supply 
voltage. 
Sensitivities of the output voltage (temperature read- 
ing) as a function of component values were calculated 
to all be equal to or less than one for the circuit shown 
in FIG. 7. 
Temperature monitor circuit 49 can be adjusted to a 
given thermistor by selection of an external resistor 391 
(see FIG. 8) in series with the feedback resistor 371 so 
that the resulting resistance is the series combination of 
these two resistors. This allows a 3% variation in tem- 
perature reading. Selecting the external resistor to 1 % 
tolerance allows a calibration of the temperature to 
within 0.1%. Temperature readings are within a 1% of 
a straight line through this calibration point for the 
temperature range of 30" F. to 110" F. 
Temperature monitor unit 49 is designed to be used 
with external clock inputs from clock unit 51 and dis- 
play circuits through LCD driver unit 55. The clock 
may be eliminated, however, by utilizing a timing ca- 
pacitor on the temperature monitor's internal clock 
circuit. The circuit is also suitable for telemetry and 
data acquisition systems without the use of an external 
display. 
FIG. 8 shows an expanded block and schematic dia- 
gram of the temperature monitoring circuit 49 with 
implementation slightly different from that of FIG. 7. 
As shown, a capacitor 393 is included at one side of 
resistor 368, amplifier 366 is shown to include a capaci- 
tor 395 in the circuit, amplifier 392 is shown connected 
with ground at pin 8 through resistor 396, and A/D 
converter 370 has a Zener diode 398 connected with the 
VEE input and a -V power source with the junction 
also having a bypass capacitor 399 to ground thereat. In 
addition, as shown in FIG. 8, tristate latch register 394 
includes a pair of interconnected latches 401 and 402 
with the digit select inputs being coupled through 
NAND gates 404., 405, 406 and 407. An additional input 
entitled LCD backplane is also coupled through exclu- 
sive OR gate 4Q9, which gate also receives a data enable 
input. 
The temperature monitor circuit as shown in FIG. 8 
operates in essentially the same manner as described in 
connection with FIG. 7. In a working embodiment, the 
following components, by way of example, were uti- 
lized: 
Amplifiers: 366-MLM 108; and 382-MC1776C. 
A/D Converter 370-MC14433. 
Zener Diodes: 373 and 398-LVA450. 
Latches: 401 and 402-MC14011. 
HEX Inverter 409-MC14070. 
NAND gates: 404, 405, $06 and 407-MC14011. 
Registers: 1468-46.551~; 36%-362.81~; 371-39k; 
375-331c; 377-150k; 378-1001~; 391-1.37k; and 
Capacitors: 380-0.01 pG 393-0.047 pf; 395--1OOpf; 
and 399-0.01 pf. 
Clock unit 511 is shown in FIGS. 9 and IO. As shown, 
clock SI is a single hybrid circuit providing all required 
control frequencies needed for vital sign monitoring 
system 17. In addition, the circuit will operate as a unit 
with the use of a small, external, frequency determining 
crystal (and particularly, a Reeves-Hoffman REI-170 
crystal which has small physical dimensions). 
396-3901~. 
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FIG. 9 is a clock diagram of clock unit 51 and depicts play the vital signs supplied thereto (or could display 
its operation. Crystal controlled oscillator 412 provides data from other systems connected thereto). 
an output signal (F,= 100 kHz &0.01%) and this signal FIG. 11 shows the general configuration of the data 
is coupled through buffer driver 414 to provide a 100 output circuitry used in all of the vital signs processors 
kHz output. The 100 kHz output is also coupled to a +2  5 discussed hereinabove. The primary goal of such an 
divider 416, the output of which divider is coupled output configuration is two-fold, namely; (1) to reduce 
through a second buffer driver 418 to provide a 50 kHz the number of interconnection lines required between 
output signal, is coupled through a +6 divider 420 and the vital signs processors and the display system, and (2) 
a third buffer driver unit 422 to provide a 6.25 kHz to provide the flexibility required for several types of 
output signal, and is coupled to a i 5 0  divider 424. 
The output from 950 divider 424 is coupled through The first goal is realized by using tri-state output 
a fourth buffer amplifier 426 to provide a 1 kHz output latch registers (as described hereinbefore and generally 
signal, is coupled through a i 6  divider 428 and a fifth designated by the numeral 472 in FIG. 11) and WIRE- 
buffer driver 430 to provide a 1.666 Hz output signal, ORing each level of the BCD data lines together so that 
and is coupled to i 10 divider 432. The output of a 10 15 only four BCD data lines need be outputted from each 
divider 432 is coupled through a 3  divider 434 and a processor, and furthermore, by WIRE-ORing the four 
sixth buffer driver 436 to provide a 33.3 Hz output BCD data output lines of all the vital signs processors 
signal, is coupled through 1 4  divider 438 to provide a together so that only four interconnection lines are 
25 Hz output signal, and is coupled through a 10 di- required external to the processor packages to transfer 
vider 440 and a seventh buffer driver 442 to provide a 20 all the data from the processors to the display system. 
10 Hz output signal. In addition, the output from i 3  With this configuration, only one digit of information 
divider 434 is also coupled to +4 divider 444, the out- can be transferred at any given time. As such, a separate 
put of which is coupled through an eighth buffer driver digit select line is required for each digit of BCD data to 
446 to provide a 8.3 Hz output signal. be displayed. This implies that for a display system 
Implementation of the clock unit 51 is shown in FIG. 25 which simultaneously displays all sixteen digits of a vital 
10. As shown, 100 kHz crystal 450 is connected in cir- signs system, twenty interconnection lines are required 
cuit with negated input amplifiers 452 and 454 with between the processors and the display system. 
resistor 456 being connected between the junction of The remaining control line in the data output circuit 
the amplifiers and one side of the crystal, which also has configuration (as shown in FIG. 11) is the digits select 
a bypass capacitor 458 to ground thereat. 30 enable line (which includes NAND gates 474, 475 and 
Buffer driver 414 is also shown as a negated input 476) which line, in conjunction with the other I/O data 
amplifier, as are buffer drivers 418, 422, 426, 430, 442 lines already discussed, helps realization of the second 
and 446, while buffer driver 436 is shown as a negated goal of flexibility. Finally, it should be noted that the 
input AND gate. The dividers (and amplifiers) are all data I/O system being used exhibits the inherent flexi- 
CMOS units with CMOS circuit 460 (receiving the 35 bility that will more easily allow interfacing this data to 
output from buffer driver 414) including + 2 divider 416 parallel-to-serial converters for transmission of data 
and 9 2  divider 424 (as shown in FIG. 9), CMOS unit long distances over a single twisted-pair line, and also 
462 (connected with CMOS unit 460) including i 10 will allow simple interfacing to a micro-processing or 
divider 432 and a 10 divider 440 (as shown in FIG. 9), minicomputing system should such requirements arise. 
CMOS unit 464 (connected with CMOS unit 462) in- 40 FIG. 12 is a block and schematic diagram of the LCD 
cluding i 6  divider 428 and i 3  divider 434 (as shown display driver circuitry 55. This circuitry is capable of 
in FIG. 9), CMOS unit 466 (connected with CMOS unit receiving and displaying three and one-half digits of 
464) including a 6  divider 420 and +4 divider 444 (as data, and is the only hybrid package required for a four 
shown in FIG. 9), and CMOS unit 468 (connected with digit LCD. 
CMOS unit 462) including +4 divider 438 (as shown in 45 As shown in FIG. 12, the multiplexed frequency 
FIG. 9). input is coupled to the enable input of integrated circuit 
In a working embodiment of the clock unit 51 as 480 (a 1 1 6  counter), which circuit is interconnected 
shown in FIG. 10, the following components, by way of with a second integrated circuit 482 (which includes a 
illustrative example, have been utilized: pair of one of four decoders). The display select input is 
Amplifiers: 414-4001; 418, 422, 426 and 4304049; 50 coupled to the enable input of integrated circuit 482 
436-4001; 442 and 4464049; and 452 and 454-4001. through inverter 484. 
CMOS circuits: 460 and 462-4518; 464-4015; A first output (43) from integrated circuit 482 is cou- 
466-4520; and 468-4013. pled through inverter 486 and resistor 488 (having by- 
Resistor 45647k. pass capacitor 489 to ground thereat) to the inputs of 
Capacitor 458- 180pf. 55 negated input AND gate 490, the output of which is 
The overall vital signs processor data output circuitry coupled to integrated circuit 492. In like manner, a 
is shown in FIG. 11, while FIG. 12 shows LCD driver second output (42) from integrated circuit 482 is cou- 
unit 55 utilized in conjunction therewith. pled through inverter 494 and resistor 496 (having by- 
Unit 55 is suitable for displaying one of various con- pass capacitor 497 to ground thereat) to the inputs of 
figurations of liquid crystal displays (LCDs) 25, and 60 negated input AND gate 498, the output of which is 
utilizes circuitry so that the display system is flexible to coupled to integrated circuit 500; a third output (Qi) is 
allow different display formats to be used with a mini- coupled through inverter 502 and resistor 504 (having a 
mum of interconnecting lines (prior techniques were bypass capacitor 505 to ground thereat) to the inputs of 
commonly compatible only with seven-segment LCD negated input AND gate 506, the output of which is 
displays and have required a separate seven-segment 65 coupled to integrated circuit 508; and a fourth output 
LCD display for each device having a digit output). (Qo) is coupled through inverter 510 and resistor 512 
LCD driver unit 55 is in hybrid form and consists of (having a bypass capacitor 513 to ground thereat) to 
a package that can be utilized in several modes to dis- negated input AND gate 514, the output of which is 
10 display systems. 
4,270,547 
19 20 
coupled to integrated circuit 516 (the Qo-Q.1 outputs As the multiplexed frequency sequences the divide- 
also provide Digit 1-4 select outputs as shown in FIG. by-sixteen binary counters (480 as identified in FIG. 12) 
12, while a second set of Qo-Q~ outputs from integrated in each of the LCD display drivers, one of four display 
circuit 482 provides display select 1-4 outputs as also select lines are active high as a result of decoding the 
shown in FIG. 12). 5 most significant two bits of the binary counter with the 
As also shown in FIG. 12, the BCD inputs (1 ,2 ,4  and second one of four decoder (lower portion of integrated 
8) are coupled to integrated circuit 500, 508 and 516, circuit 482 as shown in FIG. 12). 
while the BCD 8 input is coupled to integrated circuit By routing the display select lines to each of the four 
492. All ofthe BCD inputs (1, 2 , 4  and 8) are connected LGD display drivers-display select in lines, one of the 
with a +vo Power SUPPlY through resistors 518, 51% 10 LCD display drivers has an active high digit select line 
520 and 521. resDectivelv. 
Integrated circuits 49i, 500, 508 and 516 are BCD to 
LCD display decoders. The outputs from integrated 
circuits 500, 508 and 516 are segment outputs to drive 
the LCDs 25. 15 
In a working embodiment, the following compo- 
nents, by way of illustrative example, have been utilized 
for LCD driver unit 55: 
Integrated Circuits: 480 and 482-4520; and 492, 500, 
508 and 516-4056. 20 
Inverters: 484, 486, 494, 502 and 510-4049. 
Negated Input AND gates: 490, 498, 506 and 
Resistors: 488,496, 504 and 512-1oOk; and 518, 519, 
520 and 521-2M. 25 
Capacitors: 489, 497, 505 and 513-27 pf. 
Circuitry 55 also contains control functions to prop- 
erly synchronize four identical packages for controlling 
a sixteen digit LCD display. This, by far, is the most 
difficult display representation of those possible for the 30 
vital signs system and such a system is shown in block 
form in FIG. 13. 
As shown, five different LCD displays 530, 531, 532, 
533 and 534 are utilized, with these displays being 
driven by four LCD driver units 535, 537 and 538. 
A frequency generator, or clock, unit 540 provides 
514-4001B. 
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the necessary timing functions (and this clock may be 
like that of clock unit 51 as described hereinabove). As 
processors, the system, as shown in FIG. 13, includes a 
temperature processing unit 542 (having thermistor 544 
connected therewith), a heart rate processor unit 546 
(having an ECG amplifier 547 and electrodes 548, as 
well as a one beat/five beat selector switch 549, con- 
nected therewith), a breath rate processor unit 550 (hav- 
ing an impedance pneumograph amplifier 552 and elec- 
trodes 548 connected therewith), and a systolic/dias- 
tolic blood pressure unit 554 (having a sounds amplifier 
556 and microphone 557, a pressure transducer 558, and 
systolic and diastolic digits enable selects connected 
therewith). Temperature processor 542 and heart rate 
and breath rate processors 546-550 may be identical to 
temperature processor unit 49 and heart/breath rate 
processor unit 47 discussed hereinbefore, while the 
systolic/diastolic blood pressure unit is patterned there- 
after. 
It should be noted that in the embodiment of the 
invention as shown in FIG. 13, the four display select 
output lines of the LCD display driver 535 are used to 
synchronize all four drivers together so that only one 
digit of vital sign data will be placed on the BCD data 
lines at one time. The display select output lines of the 
remaining LCD dispIay drivers are not used. Also, it is 
to be noted that the digits select enable lines of each 
vital signs processor are not required for this display 
configuration and they are therefore wired to the sys- 
tem V + bus lines. As a result, only twenty interconnect 
lines are required between the vital signs processors and 
the display circuitry. . 
40 
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corresponding to the count of the least significant two 
bits of the binary counter which is decoded with the 
first one of four decoder (top portion of integrated 
circuit 482 as shown in FIG. 12). 
The result of this action is that, as the binary counter 
cycles through all possible sixteen count states, each of 
the sixteen digit select lines in the four LCD driver 
packages as shown in FIG. 13, are activated in turn. 
These digit select lines are routed to each of the digit 
select input lines of the vital signs processors, and to the 
strobe inputs of the BCD to LCD display decoders. 
Thus, for every full cycle of the counter (+ 16 circuit 
480) states, each of the sixteen digits to be displayed are 
latched into the latch of the proper LCD display driver, 
and are in turn displayed at the proper LCD digit in the 
display. 
The display circuits display the following vital signs 
to the resolution indicated: 
1. Body temperature-3f digits and decimal point re- 
2. Heart Rate-24 digits required, 
3. Breath Rate-2 digits required, 
4. Systolic Blood Pressure-24 digits required, 
5. Diastolic Blood Pressure-2f digits required. 
The 1 digit refers to the most significant digit which 
requires a one or blank display only. 
In operation, the electrodes 31 are placed on a pa- 
tient, and the vital sign then to be monitored is selected 
by the operator along with the selection of internal 
batteries (which are within case 19) or external power, 
and the one or five averaged beat (where heart beat is to 
be monitored). The system will then automatically dis- 
play the vital sign then being monitored on LCDs 25. If 
a plurality of signs are to be monitored, it is then only 
necessary in each case to rotate the selector switch 23 to 
locate the vital sign then to be monitored. 
As can be appreciated from the foregoing, this inven- 
tion provides an improved vital signs monitor having 
improved circuitry to effect the desired end. 
quired, 
What is claimed is: 
1. A system for monitoring vital physiological signs, 
said system comprising: 
a plurality of sensing means for sensing predeter- 
mined vital physiological signs and responsive 
thereto providing output signals indicative thereof; 
a plurality of signal processing means connected with 
different ones of said sensing means to receive said 
output signals therefrom, each of said processing 
means including data output circuitry means hav- 
ing tri-state output latch register means for provid- 
ing BCD data output on four data lines; and 
indicating means connected to receive said BCD data 
output on said four data lines and indicating said 
predetermined vital physiological signs sensed by 
said sensing means. 
2. The system of claim 1 wherein said plurality of 
sensing means includes at least heart, breath and tem- 
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perature sensors each of which produces separate out- 12. The system of claim 10 wherein said sensing 
put signals indicative of the vital sign sensed. means also includes a blood pressure sensor, and 
3. The system of claim 2 wherein said plurality of wherein said plurality of signal processing means in- 
signal processing means includes a first processor for. cludes a systolic and diastolic blood pressure signal 
sensing the outputs from said heart and breath sensors, 5 processor. 
and a second processor for sensing the outputs from said 13. The system of claim 9 wherein said LCD display 
temperature sensor. means is a four digital LCD display, and wherein said 
4. The system of claim 1 wherein the corresponding LCD driver means is a single hybrid circuit driving said 
ones of each of said four data lines of each of said plural- four digit LCD display. 
itv of processina means are connected to one another SO 10 14. The system of claim 9 wherein said LCD driver 
that said indicating means is connected with said plural- 
ity of said processing means by only four data lines. 
5. The system of claim 4 wherein said indicating 
means includes select means for providing select infor- 
mation to said plurality of processing means for select- 
ing the information to be then indicated by said indicat- 
ing means. 
6. The system of claim 1 wherein said indicating 
means includes liquid crystal devices for visually dis- 
playing sensed vital signs, and LCD driver means con- 
nected with said data lines for effecting said display. 
7. The system of claim 1 wherein said system includes 
timing means connected with said plurality of process- 
ing means and with said indicating means. 
8. The system of claim 7 wherein said timing means 
includes a clock circuit for providing all frequencies 
needed by said processing means and said indicating 
means for timing purposes. 
9. An integrated system having a plurality of hybrid 
circuits monitoring vital physiological signs and dis- 
playing the same, said system comprising: 
a plurality of sensing means sensing predetermined 
vital physiological signs and responsive thereto 
producing output signals indicative thereof; 
a plurality of signal processing means each of which 
is connected with predetermined ones of said sens- 
ing means to receive said output signals therefrom 
and responsive thereto providing BCD output data 
with each of said signal processing means including 
data output means whereby said BCD output data 
from each of said signal processing means is output- 
ted on four data lines; 
data coupling means including four data lines con- 
nected with corresponding ones of each of said 
four data lines of said signal processing means; 
LCD driver means connected with said four data 
lines of said data coupling means to receive said 
BCD output data from said signal processing 
means, said LCD driver means including select 
means connected with said signal processing means 
to select the BCD output data to be coupled to said 
LCD driver means on said data lines; 
timing means connected with said signal processing 
means and said LCD driver means for providing 
timing signals thereto; and 
LCD display means connected with said LCD driver 
means for displaying the sensed vital sign informa- 
tion then coupled to said LCD driver means 
through said data lines. 
10. The system of claim 9 wherein said sensing means 
includes heart, breath and temperature sensors, and 
wherein said plurality of signal processing means in- 
cludes heart and breath signal processors and a tempera- 
ture signal processor. 
11. The system of claim 10 wherein said heart and 
breath sensors include patient engagable electrodes 
which are adapted for both heart and breath sensing. 
means includes four drivers each of which is capable of 
driving a four digit LCD display, and wherein said 
LCD display means includes a plurality of LCDs SUE- 
cient to individually display each digit indicative of the 
15. The system of claim 14 wherein said select means 
includes sixteen select lines, and wherein each of said 
lines is activated in turn so that each digit is displayed in 
turn at said LCD display. 
16. The system of claim 9 wherein said plurality of 
sensing means includes an ECG amplifier and cardiota- 
chometer signal conditioner unit and an impedance 
pneumograph and respiration rate signal conditioner 
unit, wherein said plurality of signal processing means 
25 includes a hearthreath rate processor unit, and wherein 
said system includes selector switch means for control- 
ling the unit to be connected with said processor unit. 
17. The system of claim 16 wherein said ECG ampli- 
fier and cardiotachometer signal conditioner unit in- 
30 cludes a balanced differential amplifier and bandpass 
filter means. 
18. The system of claim 16 wherein said ECG ampli- 
fier and cardiotachometer signal conditioner unit in- 
cludes pulse forming circuitry with automatic gain con- 
35 trol for assuring of forming of said pulse over a wide 
range of amplitute of input signal. 
19. The system of claim 16 wherein said ECG ampli- 
fier and cardiotachometer signal conditioner unit in- 
cludes a normalizing circuit that includes means for 
40 producing a predetermined maximum amplitude output 
signal regardless of polarity and bipolar threshold 
means for establishing a threshold below said predeter- 
mined maximum amplitude output signal. 
20. The system of claim 16 wherein said pneumo- 
45 graph and respiration rate signal conditioner unit in- 
cludes signal generating means for producing a signal 
for driving patient engagable electrodes when con- 
nected with the generating means so that said signal is 
amplitude modulated due to breathing of a patient in 
50 engagement with said electrodes, a balanced differential 
amplifier connectable with said patient engagable elec- 
trodes to receive said amplitude modulation signal 
therefrom, and rectifier means connected with said 
balanced differential amplifier for detecting amplitude 
21. The system of claim 20 wherein said pneumo- 
graph and respiration rate signal conditioner unit in- 
cludes a second order low pass filter and a bipolar d.c. 
restorer for discriminating against unwanted signals. 
22. The system of claim 20 wherein said pneumo- 
graph and respiration rate signal conditioner unit in- 
cludes a threshold circuit with hystersis to form a 
squarewave output signal to be coupled from said unit. 
23. The system of claim 16 wherein said selector 
65 switch means is also connected with said plurality of 
signal processing means whereby selection of the vital 
sign to be monitored is controlled by said selector 
switch means. 
15 vital signs sensed by said sensing means. 
20 
55 modulation on said amplitude modulated signal. 
60 
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24. The system of claim 16 wherein said hear thea th  
rate processor unit includes digital components for pro- 
ducing said BCD output data. 
25. The system of claim 24 wherein said digital com- 
ponents include a plurality of interconnected counters, 
switches and latch registers each of which is a CMOS 
device. 
26. The system of claim 24 wherein said unit includes 
a first means for receiving pulses coupled thereto indic- 
ative of one of heart and breath signals, second means 
connected with said first means for determining one of 
heart and breath rate in BCD form, and output means 
connected with said second means for providing said 
BCD output data. 
27. The system of claim 24 wherein said first means is 
an edge triggered counter for counting received pulses, 
wherein said second means includes a plurality of inter- 
connected counters, switches and latch registers, and 
wherein said output means includes a tri-state output 
latch register having a four line output. 
28. The system of claim 9 wherein said plurality of 
signal processing means includes a temperature proces- 
sor unit connected with said temperature sensor. 
29. The system of claim 28 wherein said temperature 
processor unit includes amplifying means, analog-to- 
digital converter means, and output means for provid- 
ing a BCD output. 
30. The system of claim 29 wherein said sensing 
means is a thermistor, wherein said amplifying means 
includes a first operational amplifier, wherein said unit 
includes means for linearizing said thermistor output 
with respect to indicated temperatures, and wherein 
said unit includes a Zener diode and a second opera- 
tional amplifier for providing a reference voltage to said 
first operational amplifier. 
31. The system of claim 29 wherein said output means 
includes a tri-state output latch register for providing a 
four line BCD digit output. 
32. The system of claim 9 wherein said timing means 
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includes a clock unit having a single frequency generat- 40 
ing source for providing timing signals to said signal 
processing means and said LCD device. 
33. The system of claim 32 wherein said clock unit 
includes a crystal controlled oscillator and a plurality of 
frequency dividers connected with said crystal con- 
trolled oscillator to produce said timing signals. 
34. The system of claim 9 wherein said LCD driver 
means includes a plurality of BCD to LCD display 
decoders for receiving BCD data on data lines from said 
plurality of signal processing means, a counter for re- 
ceiving an input from said timing means, and one of four 
decoder means connected with said BCD to LCD dis- 
play decoders, said one of four decoder means also 
forming a part of said select means for selecting said 
BCD output data to be coupled to said LCD driver 
means. 
35. The system of claim 34 wherein said plurality of 
BCD to LCD display decoder includes four decoders, 
wherein said counter is a -+ 16 circuit, and wherein said 
one of four decoder means includes a pair of one of four 
decoders. 
36. An integrated system having a plurality of hybrid 
circuits for monitoring vital physiological signs and 
displaying the same, said system comprising: 
an ECG amplifier and cardiotachometer signal condi- 
tioner unit having a plurality of patient engageable 
electrodes for sensing heart signals, said unit in- 
cluding pulse forming circuitry suitable for form- 
45 
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ing said pulse for a wide range of amplitudes of 
input heart signals, and said unit providing output 
pulses indicative of sensed heart signals; 
an impedance pneumograph and respiration signal 
conditioner unit having input means connected 
with said plurality of electrodes and including sig- 
nal generating means for producing a drive signal 
connected with said input means to drive said elec- 
trodes connected therewith so that said drive signal 
is amplitude modulated due to breathing of a pa- 
tient in engagement with said electrodes, said unit 
also including means connected with said input 
means to detect said amplitude modulation on said 
driven signal and developing therefrom pulses in- 
dicative of sensed breath signals; 
selector means for selecting and passing pulse outputs 
from one of said ECG amplifier and cardiotachom- 
eter signal conditioner unit and said impedance 
pneumograph and respiration rate signal condi- 
tioner unit; 
a rate processor for receiving said selected pulse out- 
put passed by said selector means, said rate proces- 
sor including means responsive to said received 
pulses for generating BCD output data, and said 
rate processor including a tri-state latch register for 
providing a four line BCD digit output; 
a temperature sensing element for sensing tempera- 
ture and providing an output signal indicative 
thereof; 
a temperature processor for receiving said output 
signal from said temperature sensing element, said 
temperature processor including analog-to-digital 
converting means for providing a digital outpt 
indicative of sensed temperature, means responsive 
to said digital output for generating BCD data, and 
a tri-state latch register for providing a four line 
BCD digit output; 
an LCD driver having a four line input connected 
with each of said tri-state latch registors of said 
processors for receiving BCD output data there- 
from, said LCD driver responsive to received 
BCD output data providing LCD drive signals, 
and said LCD driver also including means con- 
nected with said processors to select said BCD 
output data coupled to said LCD driver on said 
four lines; 
timing means connected with said LCD driver and 
said processors for coupling timing signals thereto; 
and 
LCD display means connected with said LCD driver 
for receiving said LCD drive signals therefrom and 
responsive thereto providing a visual vital sign 
display. 
37. A vital physiological sign monitoring and display 
system, comprising: 
a temperature sensor for sensing temperature and 
a temperature processor for receiving said output 
60 from said temperature sensor and responsive 
thereto providing a four line BCD output; 
an ECG amplifier having a plurality of electrodes 
engagable with a patient for sensing heart signals 
from a patient in engagement with said electrodes 
and providing an output indicative thereof; 
a heart rate processor for receiving said output from 
said ECG amplifier and responsive thereto provid- 
ing a four line BCD output; 
providing an output indicative thereof; 
65 
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an impedance pneumograph amplifier connectable 
with said plurality of electrodes for receiving 
breath signals therefrom and providing an output 
indicative thereof; 
a breath rate processor for receiving said output from 
said impedance pneumograph amplifier and re- 
sponsive thereto providing a four line BCD output; 
a pressure and sound transducer for sensing blood 
pressure of a patient adjacent thereto and provid- 
ing an output indicative thereof; 
a systolic/diastolic blood pressure processor for re- 
ceiving said output from said pressure and sound 
transducer and responsive thereto providing a four 
line BCD output; 
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coupling means consisting of four data lines con- 
nected with the four line BCD output of each of 
said processors; 
four LCD display drivers connected with said cou- 
pling means to receive said BCD data therefrom 
and providing display drive output signals, each of 
said LCD display driver units providing a four line 
select output coupled to said processors for con- 
trolling BCD data flow from said processors to said 
LCD display drivers; 
a frequency generator for providing timing signals to 
said processors and LCD display drivers; and 
a plurality of display LCDs connected with said 
LCD display drivers to receive said display drive 
output signals therefrom and responsive thereto for 
displaying temperature, heart rate, breath rate, 
systolic blood pressure, and diastolic blood pres- 
sure. * * * * *  
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